#PYNQ_flow #AXI #veriloghdl
AXI4 Slave Bus Functional Model のVerilog HDL版4
https://marsee101.blog.fc2.com/blog-entry-3509.html

FPGAの部屋さん