#PYNQ_flow
#veriloghdl

always @(posedge clk) begin
if (SW == 1'b1)
tx1buf <= RX;
else
tx2buf <= RX;
end

ifのendはないのか

http://www.icrus.org/machida/product/verilog.pdf
p6