#PYNQ_flow #Qiita
Verilog HDL > 「get_data = '0;」 > System Verilogの記述?
https://qiita.com/7of9/items/4bb0046783da4b1df5a0