#PYNQ_flow #DDR #keyword
http://www.fpgadeveloper.com/2014/08/using-the-axi-dma-in-vivado.html

> AXIS_MM2S and AXIS_S2MM are AXI4-streaming buses, which source and sink a continuous stream of data, without addresses.